I. INTRODUCTION
As the speed of the logic devices increases, the performance limits of the electrical interconnections become an important matter of concern. Maximizing the density of the on-chip interconnect lines can lead to undesirable coupling between adjacent signal paths. Modelling the relationship between the geometry and material properties of the interconnect medium and their electrical characteristics is important so that tradeoffs can be made between technology selection, cost and performance. Most high-performance digital circuits are simulated before construction. The core of these simulation tools is the electrical model which translates the physical structures into their equivalent electrical properties. The use of simulation is essential for high-speed VLSI circuits where isolation and interconnect regions exhibit complicated three-dimensional topographies due to the complexity of small geometry structures, because it helps to minimize the development time and cost.
Although considerable amount of work has been done in recent years on the computation on the propagation characteristics of multiple coupled strip lines, a small number [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] of researchers have dealt with some aspects of the problem of calculation of the self and mutual line constants of on-chip interconnections, and a very limited number [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] has tackled the problem of 3-D multilevel metallization structures. 199 The purpose of this work is the detailed presentation of a self contained method developed 17 for the electrical modelling of lossy-coupled multilayer on-chip interconnection lines at high bit rates, which can be used by the VLSI designer in conjunction with existing electrical simulation packages. The method presented here takes as input a given geometry of a lossy coupled 3-D interconnection system and produces as a final result a model consisting of lumped elements which can be included in any SPICE-like analog simulation package. The formulation of lossy coupled multiconductor interconnection lines, which at high bit rates (---GBit/sec) must be considered as transmission lines, is obtained using a free-space Green's function in conjunction with total charge on the conductor-to-dielectric interfaces and polarization charge on the dielectric interfaces. The solution is derived by applying the method of moments 18 and it includes the effects of signal attenuation and signal dispersion encountered in fast transient waveform propagation. Fig. 2 (a) and (b) respectively. In Fig. 2 (b) , R represents the interconnection line series resistance, L is the interconnect line inductance resulting from the propagating electromagnetic field, G is the substrate shunt conductance, and C is the substrate capacitance. Voltages and currents for such a system are described by the following set of differential equations Here, the elements of the capacitance matrix are calculated by relating the free charge per unit length of surface on the conductors to the potentials of the conductors. The ij-th element of the capacitance matrix is the free charge per unit length of surface on the i-th conductor when the potential of the j-th conductor is one volt and the other conductors are grounded.
II. MULTILEVEL PARALLEL LINES
At any point r on the i-th conductor-to-dielectric interface, the potential i due to the combination of a and the image of a above the lower ground plane is assumed to be constant (first boundary condition), and it is given by the following equation which is derived from the appropriate Green's function applying the method of images : (5) Equations (3) and (5) constitute a set of N integral equations for the unknown total charge tr per unit area on the interfaces whose contours are Si. Since (3) and (5) where try is the free charge density on the surface of each conductor and it is given by av(r) e(r) aT(r) 
It follows from (10) and (11) (20) The conductance which is the real part of (20) , is calculated as The time-average power transmitted along the line, is Pv Re((IV)*V) and thus, the unperturbed power flow is P IVV.
The power loss per unit length, Pc, of the transmission line can be calculated by the following formula Pc RSfs JdS (24) where Rs is the surface resistance of the metal, Ji is the current density on the i-th conductor, and the integral is taken over all metal surfaces Si. Equation (24) is evaluated by using the moment solution. Once Pc is evaluated for a given mode, attenuation due to conductor losses is given by Pc ac 2P (25) The resistive matrix per unit length [R] can now be evaluated, if G < < coC then
In the TEM approximation and at high enough frequencies the behavior is "lowloss" (Hasegawa2), thus, we can take V V to be real, setting fl fl0 and using (22) , equation (26) (1) and (2) (35) and (36)into (1) and (2) 
The previous equations lead to the 2n port circuit model representing n lossy parallel lines as shown in Fig. 3 . The important figure of the presented method is the conversion of the coupled transmission lines into a model that consists of lossy uncoupled lines and a modal decoupling network at the input and a complementary coupling network at the output end. Thus the time domain transient behavior of the coupled transmission lines can be analyzed by applying the fundamental Kirchoff' laws.
IV. MULTILEVEL CROSSED LINES
The crossing of two interconnection lines located at the interfaces of (or) embedded in different dielectric layers may be characterized by an equivalent H-type capacitive (3) and (5) 
V. RIGHT-ANGLE BENDS
An interconnection line bend is the most common discontinuity in integrated circuits. A static lumped capacitance representation for this discontinuity is commonly used in the microwave theory. The problem of the calculation of the lumped capacitance of a right-angle bend of an interconnection line in multilayered dielectric media, can be solved using the section IV theory. It is proposed that for the three-dimensional solutions only one cell along the sharp corners be decreased in width, since the total number of cells per conductor must necessarily be few. Further, for closely spaced conductors, the coupling capacitance depends on the center cell charge as well as the corner distribution, and thus the center of the conductor surfaces cannot be depleted of cells. Fig. 4 . Computing the characteristic impedance and the transmission velocity for the frequency of 10 GHz and for various widths (from 4 to 14 pm) gives the curves shown in Figs. 5 and 6. Figure 5 shows the variation of the characteristic impedance of the line in respect to the width of the conductor for three substrate thickness (i.e. 200 pm, 300 pm and 400/tm). Figure 6 shows the variation of the transmission velocity into the line with respect to the width of the conductor for three substrate thickness (i.e. 200/zm, 300 pm and 400 pm). The 
